Skip to content

[DO NOT MERGE] damyanp - testing serialized create PSO#1197

Draft
damyanp wants to merge 8 commits into
llvm:mainfrom
damyanp:pr-1187-testing-debug
Draft

[DO NOT MERGE] damyanp - testing serialized create PSO#1197
damyanp wants to merge 8 commits into
llvm:mainfrom
damyanp:pr-1187-testing-debug

Conversation

@damyanp
Copy link
Copy Markdown
Contributor

@damyanp damyanp commented May 14, 2026

No description provided.

alsepkow and others added 8 commits May 13, 2026 16:07
Both AMD and NVIDIA DirectX configurations have been stable and have higher pass rates than the existing Tier 1 Intel target. Promote them to Tier 1 so they run on every PR. Qualcomm and the Vulkan IHV configurations remain experimental and continue to require the 'test-all' label.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
Match the tier change in docs/CI.md and pr-matrix.yaml so the README status table reflects that these targets now run on every PR.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
Per Bob's review feedback, switch from listing AMD/NVIDIA D3D12 combinations via 'include' to a cross-product with 'exclude' for the AMD/NVIDIA Vulkan combinations. As future targets get promoted out of experimental, we can simply remove exclusions rather than adding inclusions.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
Apply the same cross-product + exclude pattern to the experimental Exec-Tests-Extra job for consistency. As targets are promoted out of experimental, exclusions can be added here in lockstep with their removal from the Tier 1 Exec-Tests-Windows job.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
This reverts commit 1eec3eb.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
This change is for the draft AMD-testing PR only and should NOT be merged.
Strips the matrix down to only windows-amd x {check-hlsl-d3d12, check-hlsl-clang-d3d12}
so we can quickly iterate on AMD D3D12 stability investigation without spending
CI on Intel/NVIDIA/MacOS/WARP/Vulkan jobs.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
Companion to the RelWithDebInfo testing draft PR. This branch runs the
same windows-amd D3D12 jobs but with BuildType=Debug to confirm whether
the previously observed Debug-only failures still reproduce.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
This is a temporary hack for testing/debugging only, not intended to be merged.

When running the offload test suite in parallel, each test runs in its own offloader.exe process. This change wraps the calls to ID3D12Device::CreateComputePipelineState and ID3D12Device::CreateGraphicsPipelineState with a Windows named mutex (`OffloadTest.D3D12.PipelineStateCreation`) so that only one process at a time can be creating a pipeline state object. This is useful for investigating whether parallel PSO creation is contributing to flakiness or driver issues seen during parallel test runs.

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants