You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
UC Davis Senior Design Project. Configurable TPU for matrix multiplication. Uses DE1-SoC, Intel Quartus project.
About
TPU designed on DE1-SoC FPGA for 4096x4096 sparse MM and convolution for UC Davis Senior Design 2023 with Austin York, Gurkirat Dhillon, and Kent Cassidy.